



Simplifying complexity

The Role of Virtualization at the Edge for Mixed-Criticality Applications

Who I am



Eng. Giorgiomaria Cicero


- **CEO & Co-Founder of Accelerat S.r.l.**
- **Senior Research Fellow** at ReTiS Lab, Scuola Superiore Sant'Anna (Pisa, Italy)

Background: Embedded Software Engineer for Cyber-physical Systems

Research interests: Virtualization, system-level cyber-security, and time-predictability for embedded systems applied to safety-critical application domains (Automotive, Aerospace, Railway, Factory Automation, etc.)




An innovative Start-up and Spin-off company of Scuola Superiore Sant'Anna




Evolution of embedded platforms

Single core with simple memory model




Apollo guidance computer (1960)




2 MHz of clock
36K-words ROM
2048 words RAM


Single core with complex memory model




Multi core with complex memory model



Modern heterogeneous embedded platform




Modern heterogeneous embedded platform



**MORE COMPUTATIONAL POWER AT THE EDGE
FOR COMPLEX AND HIGH-PERFORMANCE**




APPLICATIONS

Vision & Challenges of Edge Computing



- + time-predictability
- + privacy & security
- cost of infrastructure

BUT




+ functionalities
+ electronic boards & wires


Low-critical tasks may harm high-critical tasks

- Flexibility


Hypervisor technology

- CPU virtualization
- Interrupts virtualization
- Memory virtualization
- Devices virtualization/emulation
- Spatial and temporal isolation
- ...





Virtualization
technology enables
the transition!




- ☹ Indefinitely increasing of #ECUs and #wires
- ☹ High communication latency
- ☹ High costs of production and maintenance
- ☹ High power consumption

- 😊 Reduced #ECUs and #wires
- 😊 Low communication latency
- 😊 High portability
- 😊 Reduced costs of production and maintenance
- 😊 Reduced power consumption

Mixed-criticality applications

Modern cyber-physical systems shall provide functionalities with different levels of criticality.


There is no “promised OS” to properly host any kind of functionality!




Needs:

- Rich libraries availability
- Various communication stacks
- Rich frameworks ecosystem (ML, CV, ROS, ...)


Criticality



Criticality






Criticality



Needs:


- (Hard) Real-Time capabilities
- Small code-base to limit attack surface



Mixed-criticality applications

Modern cyber-physical systems shall provide functionalities with different levels of criticality.


There is no “promised OS” to properly host any kind of functionality!




Needs:

- Rich libraries availability
- Various communication stacks
- Rich frameworks ecosystem (ML, CV, ROS, ...)


Criticality



Criticality





Criticality



Needs:

- (Hard) Real-Time capabilities
- Small code-base to limit attack surface



Hypervisor / VMM


Hardware Platform

How strong is this isolation?


Points of interference of modern embedded platform

Running upon separated cores is not enough!


⚠ Contention at shared caches



⚠ Contention of memory banks




⚠ Contention due to I/O-related memory accesses



Strong isolation for modern embedded platforms

The Hypervisor can provide **isolation mechanisms** to control cache and memory bandwidth interference for multiprocessors




A New Certification Approach

Technology innovation run at different speeds

No certification (low critical tasks)
Releases rate: ~months

SIL1/4 Certification
Releases rate: [3-20] years


Updates without affecting certified part
(no need for re-certification)



Unchanged over time

The CLARE Software Stack

clare




The CLARE Software Stack

clare


1 Specify criticalities & Non-functional requirements (through an intuitive GUI)



3 Develops Apps for Functional Requirements



2 Generation Integration Deploy



Platform awareness
Optimized resource allocation
Final image generation
GUI-based

Hard Real-Time Resource Management
Strong temporal and spatial isolation
Cutting-edge system-level security mechanisms
Totally static with ~ 8K LoC

Safe & Secure Inter-domain communication
API for Services exposed by CLARE
Predictable usage of virtualized peripherals



Simplifying complexity

See more at accelerat.eu

Contact us at info@accelerat.eu